# DALLAS SEMICONDUCTOR

# DS33Z41DK Ethernet Transport Design Kit

### www.maxim-ic.com

### **GENERAL DESCRIPTION**

The DS33Z41 design kit is an easy-to-use evaluation board for the DS33Z41 Ethernet transport-over-serial link device. The DS33Z41DK is intended to be used with a resource card for the serial link. The serial link resource cards are complete with transceivers, transformers, and network connections. Dallas' ChipView software is provided with the design kit, giving point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal, queue overflow, Ethernet link, Tx/Rx, and interrupt status.

Windows is a registered trademark of Microsoft Corp.

## ORDERING INFORMATION

PART	DESCRIPTION	
DS33Z41DK	DS33Z41 demo card, T1/E1 transceiver resource card included	




## **FEATURES**

- Demonstrates Key Functions of DS33Z41 Ethernet Transport Chipset
- Includes Resource Card for DS21458 T1/E1 quad Transceiver with Transformers, RJ48 Network Connectors, and Termination
- Provides Support for Hardware and Software Modes
- On-Board MMC2107 Processor and ChipView Software Provide Point-and-Click Access to the DS33Z41 Register Set
- All DS33Z41 Interface Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-of-Signal, Queue Overflow, Ethernet Link, Tx/Rx, and Interrupt Status
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

## **DESIGN KIT CONTENTS**

- DS33Z41DK Main Board
- Quad-Port Serial Card with DS21458 T1/E1
- CD\_ROM
  - ChipView Software and Manual
  - o DS33Z41DK Data Sheet
  - Configuration Files



## TABLE OF CONTENTS

GENERAL DESCRIPTION	1
ORDERING INFORMATION	1
DESIGN KIT CONTENTS	1
COMPONENT LIST	3
PC BOARD ERRATA	9
FILE LOCATIONS	9
BASIC OPERATION	10
POWERING UP THE DESIGN KIT	
BASIC DS33Z41 INITIALIZATION (USED FOR ALL QUICK SETUPS) Quick Setup #1 (Device Driver + DS21458 T1E1) Quick Setup #2 (DS21458 T1E1, register based)	
Configuration Note, using a single system Configuration Note, a mixing device driver and register based modes	
CONFIGURATION SWITCHES AND JUMPERS	12
ADDRESS MAP (ALL CARDS)	13
QUAD T1E1 RESOURCE CARD FPGA REGISTER MAP ID REGISTERS	14
CONTROL REGISTERS	
DS33Z41DK INFORMATION	
TECHNICAL SUPPORT	16
SCHEMATICS	17

## LIST OF FIGURES

Figure 1. System Floorplan	8
Figure 2. DS21458 Resource Card Floorplan	8
Figure 3. Schematic Hierarchy and Floorplan	
rigare er eenemater heraren y and heerplan	

## **COMPONENT LIST**

Table 1 shows the component list for the DS33Z44 and DS33Z11/DS33Z41 design kits and resource cards. This BOM contains the part listing for five boards. These boards are the DS33Z41DK, DS33Z44DK, DS21458RC, DS3174RC, and DS2155-DS21348-DS3170RC. Each reference designator is only used once. For example, U18 only appears on the DS33Z41DK and is not used on any of the other boards. See <u>Table 2</u>.

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART	
U18	1	ELITE 10/100 ETHERNET TRANSPORT OVER SERIAL LINK 14X14 CSBGA 169 PIN	Dallas Semiconductor	DS33Z41	
U20	1	3.3V T1.E1.J1 QUAD TRANSCEIVER 0-70C 256P BGA	Dallas Semiconductor	DS21458	
U22	1	QUAD 10/100 ETHERNET EXTENSION TO WAN 17X17 PBGA 256 PIN	Dallas Semiconductor	DS33Z44	
U23	1	DS3/E3 SCT, 11X11 CSBGA, 100 PIN	Dallas Semiconductor	DS3170	
U24	1	T1/E1/J1 XCVR 100P QFP 0-70C	Dallas Semiconductor	DS2156L	
U25	1	3.3V LIU	Dallas Semiconductor	DS21348	
UB08	1	QUAD TRIPLE DUAL SINGLE ATM PACKET PHYS FOR DS3 E3 STS1 0-70C 400P BGA	Dallas Semiconductor	DS3184	
U01, U09	2	SOIC 8PIN STEP-UP DC-DC CONVERTER 0.5A LIMIT	Maxim	MAX1675EUA	
U07, U11	2	8-Pin μMAX/SOIC 1.8V or Adj	Maxim	MAX1792EUA18	
U13, UB01	2	MICROPROCESSOR VOLTAGE MONITOR, 2.93V RESET, 4PIN SOT143	Maxim	MAX811SEUS-T	
U21, UB07	2	Dual RS-232 transceivers with 3.3V/5V internal capacitors	MAXIM	NA	
U31, UB06, UB11	3	8-Pin μMAX/SOIC 2.5V or Adj	Maxim	MAX1792EUA25	
C11, C13, C16, C25, C27, C31–C35, C37, C41, C47, CB10, CB63, CB114, CB128, CB164, CB496	19	1206 CERAM 10uF 10V 20%	Panasonic	ECJ-3YB1A106M	
CB390, CB391, CB395, CB396	4	1206 CERAM 0.1uF 25V 10%	Panasonic	ECJ-3VB1E104K	
D01–D03, D05, DB03–DB05	7	SCHOTTKY DIODE, 1 AMP 40 VOLT	International Rectifier	10BQ040	
DS01, DS07, DS10–DS12, DS17, DS20	7	LED, AMBER, SMD	Panasonic	LN1451C	
DS02, DS03, DS09, DS14, DS15	5	L_LED, GREEN, SMD	Panasonic	LN1351C	
DS04–DS06, DS08, DS13, DS16, DS18, DS27, DS28, DS35, DS37, DS38, DS40	13	LED, RED, SMD	Panasonic	LN1251C	
DS19, DS43	2	LED, GREEN, SMD	Panasonic	LN1351C	
DS21–DS26, DS30, DS32– DS34, DS36, DS39, DS41, DS42, DS44–DS48	19	L_LED, RED, SMD	Panasonic	LN1251C	
GND_TP01-GND_TP07, GND_TP09GND_TP44, GND_TP46-GND_TP68, GND_TPB01-GND_TPB10	76	STANDARD GROUND CLIP	KEYSTONE	4954	
H1–H8, H17–H19	8	KIT, 4-40 HARDWARE, .50 NYLON STANDOFF AND NYLON HEX-NUT	NA	Lab Stock	

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART	
H9–H16	16	KIT, 4-40 HARDWARE, 1.12 NYLON STANDOFF AND NYLON HEX-NUT (1.12 STANDOFF PN = 4807K-ND)	NA	Lab Stock	
J01–J05	5	CONNECTOR, FASTJACK SINGLE, 8 PIN	Halo Electronics	HFJ11-2450E	
J06, J41	2	100 MIL 2*7 POS JUMPER	NA	Lab Stock	
J07–J12	6	RECEPTACLE, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	5-179010-6	
J13–J22	10	L_TERMINAL STRIP, 10 PIN, DUAL ROW, VERT DO NOT POPLUATE	NA	Lab Stock	
J23, J29, J32, J38, J39, J43, J44, J47, JB07	9	L_TERMINAL STRIP, SHROUDED, 10 PIN, DUAL ROW, VERT	3M Electronics	2510-6002UB	
J24, J30, J31, J33	4	100 MIL 2 POS JUMPER	NA	Lab Stock	
J25, J26, J45, J46	4	TERMINAL STRIP, 10 PIN, DUAL ROW, VERT	NA	Lab Stock	
J27, J42	2	CONN 50 PIN, 2 ROW, POSTS VERT, MOTHERBOARD FOOTPRINT	SAMTEC	TSW-125-07-T-D	
J28, J36	2	L_CONN, DB9 RA, LONG CASE	AMP	747459-1	
J48, J54, JB01	3	SOCKET, BANANA PLUG, HORIZONTAL, BLACK	Mouser Electronics	164-6218	
J49–J52	4	CONNECTOR BNC 75 OHM VERTICAL 5PIN	Cambridge	CP-BNCPC-004	
J53, JB02, JB08	3	SOCKET, BANANA PLUG, HORIZONTAL, RED	Mouser Electronics	164-6219	
J55, JB11	2	L_RJ48 8 PIN SINGLE PORT CONNECTOR	MOLEX	15-43-8588	
J56–J59, J61, J63	6	CONNECTOR BNC 75 OHM RA 5PIN	Trompetor	UCBJR220	
J60, J62, J64, J65	4	CONNECTOR BNC RA 5PIN	Trompetor	UCBJR220	
JB05, JB06, JB09, JB10, JB13, JB14	6	PLUG, SMD, 140 PIN, .8MM, 2 ROW VERTICAL	AMP	179031-6	
JB12	1	RA RJ45 8PIN 4PORT JACK	MOL	43223-8140	
JP01–JP19	19	100 MIL 3 POS JUMPER	NA	NA	
L01, L03–L08, LB01, LB02	9	FERRITE 3A 100 OHM AT 100 MHZ 1206 SMD	Steward	HI1206N101R-00	
L02, L09	2	INDUCTOR 22.0uH 2PIN SMT 20%	Coiltronics	UP1B-220	
L10	1	XFMR 1-2CT XMIT, 1-1CT RCV, 40P WIDE SOIC	Pulse	T1068	
R01, R02, RB10, RB11, RB18, RB19, RB22, RB23, RB26, RB27	10	RES 0603 54.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF54R9V	
R03, R04, RB12, RB13, RB20, RB21, RB24, RB25, RB28, RB29	10	RES 0603 49.9 Ohm 1/16W 1%	Panasonic	ERJ-3EKF49R9V	
R05, R06, R08, R09, R11	5	RES 0603 10.0K Ohm 1/16W 1% - Must be 1% tolerance	Panasonic	ERJ-3EKF1002V	
R07, R12, R16, R79, R160, R244, R248, R250, R251, R254, R255, RB126, RB143, RB147, RB150, RB157	16	RES 0603 1.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ102V	
R10, R107	2	RES 1206 5.6 Ohm 1/8W 5%	Panasonic	ERJ- 8GEYJ5R6V	
R132, R137, R142, R144, R156, RB194, RB208, RB227	8	L_RES 0603 0 Ohm 1/16W 1%	AVX	CJ10-000F	

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R13-R15, R18-R20, R22, R23, R29, R30, RB01, RB03, RB07, RB09, RB15-RB17, RB30- RB32, RB34-RB38, RB41, RB44, RB47, RB48, RB50- RB52, B55, RB60, RB62, RB72, RB73, RB75, RB80, RB82	40	RES 0603 5.1K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ512V
R17, R21, R25–R28, R31, R55, R57–R59, R71, R74–R76, R83, R96–R102, R105, R106, R109, R111, R112, R115–R117, R120, R122–R126, R128, R133, R134, R140, R141, RB61, RB96, RB97, RB99, RB100, RB102–RB110, RB112, RB114–RB119, RB121, RB123–RB125, RB127, RB128, RB130, RB131, RB133, RB135–RB138, RB145, RB148, RB149, RB160, RB161, RB164, RB165, RB167–RB171, RB173–RB181, RB184, RB187, RB311, RB320, RB335, RB339, RB359	104	RES 0603 30 Ohm 1/16W	Panasonic	ERJ-3GEYJ300V
R171, R172, R174, R175, R190, R191, R240, R241	8	L_RES 0805 0.0 Ohm 1/10W 5%	Panasonic	ERJ- 6GEY0R00V
R198–R200, R210–R213, RB306, RB325, RB326	10	RES 0603 332 Ohm 1/16W 1%	Panasonic	ERJ-3EKF3320V
R201–R208, RB321–RB324, RB327–RB330	16	RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ- 8GEYJ0R00V
R239, RB349	2	RES 0805 51.1 Ohm 1/10W 1%	Panasonic	ERJ-6ENF51R1V
R24, R114, R197, RB14, RB33, RB40, RB42, RB43, RB49, RB53, RB54, RB57–RB59, RB71, RB77, RB78, RB152– RB156, RB221, RB234, RB251, RB284, RB304, RB331, RB332, RB342, RB344, RB350, RB354, RB360	34	L_RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R242, R243, RB144, RB166, RB355–RB358, RB368–RB371	12	RES 0603 51 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ510V
R32, R70, R78, R161, R176, R194, R195, R237, R238, RB129, RB134, RB146, RB193	13	RES 0603 330 Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ331V
R33–R54, R60–R69, R72, R73, R131, R136, R143, R147, R150, R154, R158, R163, R166, R169, R173, R178– R189, R215–R228, RB89– RB95, RB101, RB188–RB191, RB196–RB199, RB202–RB205, RB210–RB213, RB216–RB219, RB223–RB226, RB230–RB233, RB239–RB242, RB244–RB249, RB252–RB260, RB265–RB268, RB270-RB282, RB289–RB297	152	RES 0402 30 Ohm 1/16W 5%	Panasonic	ERJ-2GEJ300X
R56, R90	2	RES 0603 1.0M Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ105V
R77, RB159	2	L_RES 1206 0 Ohm 1/8W 5%	Panasonic	ERJ- 8GEYJ0R00V
R80, R81, R84, R87, R89, R91– R93, R95, R108, R110, R118, R127, R152, R153, R196, R209, R214, R229–R236, RB200, RB237, RB238, RB263, RB264, RB286, RB287, RB300, RB301, RB333, RB364	37	RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
R85, R88, R94, R104, R113, RB02, RB04–RB06, RB08, RB39, RB45, RB46, RB56, RB63–RB70, RB76, RB83, RB98, RB183, RB185, RB192, RB209, RB228, RB302, RB303, RB305, RB338, RB340, RB341, RB346–RB348, RB351–RB353, RB361–RB363, RB365–RB367	48	RES 0603 2.0K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ202V
R86, R103, R119, R121, R129, R130, R135, R138, R139, R145, R146, R149, R151, R157, R162, R164, R167, R168, R170, R177, R192, R193, R245-R247, R249, R252, R253, R256, R257, RB74, RB79, RB132, RB139-RB141, RB151, RB162, RB163, RB172, RB182, RB186, RB206, RB207, RB214, RB215, RB220, RB222, RB229, RB235, RB236, RB243, RB250, RB261, RB262, RB269, RB308–RB310, RB343, RB345	61	L_RES 0603 10K Ohm 1/16W 5%	Panasonic	ERJ-3GEYJ103V
RB201, RB285	2	RES 0805 330 Ohm 1/10W 5%	Panasonic	ERJ-6GEYJ331V
RB283	1	RES 0603 10K Ohm 1/10W 5% - SEE SPECIAL INSTRUCTIONS	Panasonic	603_ERJ- 3GEYJ103V
RB298, RB299, RB312–RB319, RB336, RB337	12	RES 0805 61.9 Ohm 1/10W 1%	Panasonic	ERJ-6ENF61R9V
RB81, RB84–RB88, RB111, RB113, RB120, RB122	10	RES 0603 DO NOT POPULATE	NA	NA
SW01–SW05, SW08–SW21, SW24–SW26, SW29–SW31, SW33–SW44	37	L_SWITCH, SP3T SLIDE, 4PIN TH	Тусо	3-1437575-3
SW06, SW22	2	L_SWITH 8POS 16PIN DIP LOW PROFILE	AMP	435668-7
SW07, SW23	2	SWITCH MOM 4PIN SINGLE POLE	Panasonic	EVQPAE04M
SW27, SW28, SW32	3	L_DIPSWITCH, 10 POS	AMP	435668-9
T01, T03	2	XFMR 16P SMT	Pulse	TX1099
T02, TB01	2	XFMR, OCTAL T3/E3, 1 TO 2, SMT 32 PIN	Pulse	T3049
TP01–TP78, TPB01, TPB02	80	TESTPOINT, 1 PLATED HOLE, DO NOT STUFF	NA	NA
U02–U06	5	IC, DsPHYTER11-SINGLE 10/100 ETHERNET TRANSCEIVER, 65 PIN LLP	National Semiconductor	DP83847ALQA5 6A
U08, U12, U29	3	1MBit Flash based config mem	Avnet	XCF01SV020C
U10	1	XILINX SPARTAN xc200 2.5V FPGA,256 PIN BGA	Xilinx	XC2S200- 5FG256C
U14, U26, U30, UB05	4	CYPRESS SRAM, LAB STOCK	NA	NA
U15, U19	2	mmc2107 processor	Motorola	MMC2107
U16, U27	2	XILINX SPARTAN 2.5V FPGA,256 PIN BGA	Xilinx	XC2S50- 5FG256C
U17, U28, U32	3	10 pin res pack, 10K ohm	NA	NA
UB02, UB03, UB04	3	100 PIN CPLD	XILINX	XC95144XL- 10TQ100C
UB09, UB10	2	SYNCHRONOUS DRAM, 1MEGX32X4 BANKS, TSOP 86 PIN	Micron	MT48LC4M32B2 TG-7

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
UX01–UX12, UXB02–UXB04, UXB06–UXB08	18	HIGH SPEED BUFFER	Fairchild	NC7SZ86
UXB01, UXB05	2	HIGH SPEED INVERTER	Fairchild	NC7SZ86
X01, X02	2	XTAL LOW PROFILE 8.0MHZ	ECL	EC1-8.000M
Y01, Y09	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 25.000 MHZ, Low Jitter required for PHY	SaRonix	NTH089AA3- 25.000
Y02, Y13	2	SPI SERIAL EEPROM 16K 8 PIN DIP 2.7V NEEDS SOCKET	Atmel	AT25160A-10PI- 2.7
Y03	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480
Y05, Y06	2	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 100.000 MHZ	SaRonix	NTH089A3- 100.0000
Y07	1	OSCILLATOR, CRYSTAL CLOCK, 3.3V - 44.736 MHZ	SaRonix	NTH089AA3- 44.736
Y08	1	OSCILLATOR, CRYSTAL CLOCK, 5.0V - 44.736 MHZ	SaRonix	NTH089AA- 44.736
YB02	1	L_OSCILLATOR, CRYSTAL CLOCK, 3.3V - 2.048 MHZ	SaRonix	NTH039A3- 2.0480

## Figure 1. System Floorplan





Figure 2 shows the DS21458 quad T1/E1 PC board floorplan. The current configuration is to populate oscillators for MCLK1 with a 8.192MHz oscillator. Testpoints for port 3 and port 4 are provided on the WAN card, and testpoints for ports 1 and 2 are provided on the motherboard.

Figure 2. DS21458 Resource Card Floorplan



## PC BOARD ERRATA

• Silkscreen for JTAG connector signal descriptions is incorrect on the quad T1E1 card. This should be corrected with an adhesive label.

## FILE LOCATIONS

This design kit relies upon several supporting files, which are provided on the CD and are available as a zip file from the Maxim website at <a href="https://www.maxim-ic.com/DS33Z41DK">www.maxim-ic.com/DS33Z41DK</a>.

All locations are given relative to the top directory of the CD/zip file.

- DS33Z41 register definition files and configuration files:
  - o .\cfg\_demo\_gui\DS33Z41\_cfg\_demo\_gui\DS33Z41.def
  - .\DS33Z41 cfg demo gui\SU LI PORT1.def
  - .\DS33Z41\_cfg\_demo\_gui\z41\_basic.mfg
- DS21458 register definition files and configuration files:
  - o .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\DS21458RC\_FPGA.def
  - o .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\DS21458RC.def
  - .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\T1\_IBO\_ LoopTime.ini
  - .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\T1\_IBO\_ SourceTime.ini
  - .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\E1\_CRC\_HDB3\_IBO\_ SourceTime.ini
  - .\DS33Z41\_cfg\_demo\_gui\Qt1e1\_DS21458\E1\_CRC\_HDB3\_IBO\_ LoopTime.ini

## BASIC OPERATION

### Powering Up the Design Kit

- Attach DS21458 resource card to main board.
- Connect PCB 3.3V and GND banana plugs to power supply. At power-up the system should draw approximately 1A.
- Set switches for software mode as described in <u>Table 2</u> (short description follows).
  - Top left bank: All low, except for MODEC0, which is high.
  - Top right bank: A2, A1, A0 in mid position, SCANTRI low
  - Bottom Bank: All high (AFCS, FULLDS, H1OS)

### General

 Upon power-up, the processor FPGA Status LEDs (DS43 green) will be lit. Interrupt LEDs (DS44 red) will not be lit. DS33Z11 Queue overflow LEDs (DS39 red) will not be lit. PHY LINK LED (DS06 green) should be lit if the Ethernet is connected.

Following are several basic system initializations. These initializations assume that there are two boards present (DS33Z41 and / or DS33R41). A note is provided below to assist with using a system that only contains one board.

## Basic DS33Z41 Initialization (Used for All Quick Setups)

This section covers four basic methods for configuring the DS33Z41. Any one of these initializations can be used with the following Quick Setup examples:

- 1. Upon power-up, the on-board device driver provides a basic configuration for the DS33Z41 and attached serial cards. This enables traffic to pass from the Ethernet port to the serial port. Consult the device driver documentation for further details. Device driver behavior is dependent upon jumper settings, which are detailed in Table 2.
- 2. Launch ChipView.exe and select *Register View.* When prompted for a definition file, pick the file named **DS33Z41.def**. Following this load the definition file named **DS21458RC\_FPGA.def**
- 3. Hardware Mode is not available with this DK
- 4. EEPROM mode is not available with this DK.
- 5. Ethernet Traffic generation and analysis:
  - a. Using a patch cable, connect the Ethernet connector to an ordinary PC, or network test equipment. This should cause the link LED to turn on.
  - b. Although ping is mentioned it is \*not\* recommended. The ping command goes through the computers TCPIP stack, and will sometimes will not be sent out the PCs network connector (i.e. if the PCs ARP cache is out of date). Additionally ping requires two PCs, as a PC can not ping itself (a local ping gets sent to 'localhost' instead of out the connector). With that said ping is still a valuable test once the prototyping stage is complete.
  - c. Generation and capture of arbitrary (raw) packets can be accomplished using CommView. A timelimited demo is available at the website <u>www.tamos.com/products/commview</u>.
  - d. Ethereal is an excellent (and free) packet capture utility. Download is available at <u>www.ethereal.com</u>.
  - e. Adding additional Ethernet ports to a PC is rather simple when a USB-to-Ethernet adapter is used. This allows for end-to-end testing using a single PC. When using two adapters the PC will have a different IP address for each adapter. Test equipment will allow selection of either adapter. Operating system based network traffic will be sent out the default adapter, usually this is the adapter that has recently had connection to a real network.

### Quick Setup #1 (Device Driver + DS21458 T1E1)

- Select TCLK source for the DS21458 resource card. If this is the only DS33Z41 in the system (i.e. used in loopback) then select TCLK=MCLK. From table 2 this requires that the J45.3+J45.4 jumper is not installed. If this is the second DS33Z41 in the system select TCLK=RCLK, which requires that J45.3+J45.4 jumper is installed. Note – the TCLK source settings can be changed using the driver interface, which is described below.
- Complete the hardware configuration and one of the basic DS33Z41 configurations as described in the previous section.
- At this point any packets sent to the DS33Z41 are sent out the T1E1 ports. Incoming Ethernet packets should cause the RX LED to blink, transmitted packets cause the TX LED should also blink.
- Launch ChipView.exe, select Register View
- To interact with the device driver go to ChipView and select from the drop down menu:
  - Tools-Plugins-Load Plugins. When asked if DLLs have already registered select yes
  - Select Tools→Plugins→DS33Z41/11/41 Device Driver Demo
  - A new form called 'Zchip Configuration' appears
  - Preload basic configuration for the GUI by selecting File→Load Settings (in the 'Zchip Configuration' form). Select the file named 'basic\_Config.eset'

### Quick Setup #2 (DS21458 T1E1, register based)

- 1. Disable device drivers and callbacks remove all jumpers from J45 header. Press the reset button, or cycle power on the board to restore the system to its power-on state.
- Configure the DS33Z41. After the definition files load, go to the File menu and select <u>File→Memory Config</u> File→<u>L</u>oad .MFG file. When prompted, select the file named **z41\_basic.mfg**.
- 3. Set the DS2148 serial card for IBO mode. Using the menu marked 'Def File Selection' switch to the DS21458RC\_FPGA def file. Set the register MO+CLK to 0x47.
- 4. Configure the DS21458. Go to the File menu and select <u>File→Register INI File→Load</u> .INI file. When prompted, select either the file named **T1\_IBO\_ SourceTime.ini** (TCLK=MCLK) or **T1\_IBO\_ LoopTime.ini** (TCLK=RCLK). Set one board to be the source of network timing (TCLK=MCLK), and one board to follow the timing source (TCLK=RCLK). The RLOS LEDs should go out when this step is complete for both boards.
- 5. Additional setup (for both boards):
- Switch to the DS33Z41 def file and set the following:
  - Set the GL.IMUXCN register to 0x0F (both systems)
  - Set GL.IMUXC register to 0x00 then to 0x82 (both systems)
  - Check GL.IMUXSS register. They should be 0xFF on both systems
  - Return to GL.IMUXCN and set the bits RXE and SENDE
  - The system should now be configured to pass Ethernet traffic into one system and out of the other.

### Configuration Note, using a single system

The DS33Z41 is intended for use in a system with a DS33Z41 at each end. However, the system may be tested with only a single DS33Z41 system. This configuration requires that the DS21458 serial link is in loopback, either internal loopback or hardware loopback may be used. In this configuration any packets sent to the Ethernet side will be echoed back. In this configuration the setting for DS21458 TCLK=MCLK should be used (see table 2), and steps intended for the 'second' system may be ignored.

### Configuration Note, a mixing device driver and register based modes

Quick setup #1 discusses device driver based operation. Quick setup #2 discusses register based operation. To some extent both modes may be used simultaneously to gain insight to device configuration. For example:

- In register view click "Read All" this causes all registers to be read, changed registers turn green.
- Switch to the device driver GUI, select one of the forms, make changes, and click "send configuration"
- Switch back to register view and click "Read All". Newly changed registers will turn green, showing which registers changed as a result of settings selected in the device driver GUI

A second type of device driver / register based configuration is to power the board with the device drivers enabled, and then remove the jumpers that enable the device drivers. This allows for a fast initial configuration.

## **CONFIGURATION SWITCHES AND JUMPERS**

The DS33Z41DK has several configuration switches, banana plugs, oscillators, and jumpers. <u>Table 2</u> provides a description of these signals, given in order of appearance on the PC board (going from left to right, top to bottom).

## Table 2. Main Board PC Board Configuration

SILK SCREEN	FUNCTION	BASIC S	SETTING	DESCRIPTION
REFERENCE	i ono non	SW MODE	HW MODE	
J25.9 + J25.10	Reserved	Not installed	_	This jumper is not for use with the DS33Z41 design kit. Pin J25.10 has been removed to prevent accidental installation
J25.7 + J25.8	Enable device driver	User decision	_	When installed the device driver will configure the DS33Z41 and the Transceiver during power-up.
J25.5 + J25.6	Enable callbacks	User decision	—	When installed the driver will respond to interrupts
J25.3 + J25.4	Select TCLK source	User decision	_	When installed the driver will configure DS21458 TCLK to be sourced from DS21458 RCLK. When not installed DS21458 scaled MCLK is used. This setting is only applied at reset. If only one board is used select TCLK = MCLK.
GROUND (banana plug)	Power supply ground	_	—	System Ground. Always connected to power supply.
VDD 3.3V (banana plug)	Power supply VDD	—	—	System VDD. Always connected to power supply.
OnCe	BDM		—	Debug connector for processor
DCEDTES (3pos switch)	DS33Z41 mode pin; DTE/DCE selection	LOW	LOW	Low for DTE
RMIIMII (3pos switch)	DS33Z41 mode pin	LOW	LOW	High for RMII, low for MII
CKPHA (3pos switch)	DS33Z41 mode pin	LOW	LOW	SPI EEPROM hardware mode configuration switch
MODEC0 (3pos switch)	DS33Z41 mode pin	HIGH	LOW	Software mode selected
MODEC1 (3pos switch)	DS33Z41 mode pin	LOW	LOW	Software mode selected
HWMODE (3pos switch)	DS33Z41 mode pin	LOW	LOW	Hardware/software mode (software mode selected)
SCANMO (3pos switch)	DS33Z41 mode pin	LOW	LOW	Set low for normal operation
SCANTRI (3pos switch)	DS33Z41 mode pin	LOW	LOW	Set low for normal operation
testpoints	DS33Z41 testpoints	_	_	Processor bus, JTAG and LAN side testpoints for Zchip
Z-RESET (button)	DS33Z41 reset	_	_	System reset
A2, A1, A0 (3pos switches)	DS33Z41/SPI pins	Mid position	Mid position	Address pin/EEPROM config switch. Set to mid position to allow connection to processor.
SDRAM CLOCK	DS33Z41 SDRAM clock	Installed	Installed	100MHz oscillator to drive SDRAM clock
MII CLOCK	PHY MII clock	Installed	Installed	25MHz oscillator to drive SDRAM clock

SILK SCREEN	FUNCTION	BASIC S	ETTING	DESCRIPTION
REFERENCE		SW MODE	HW MODE	
spi_cs, spi_ck, spi_miso, spi_mosi	_	_	-	SPI signals (for EEPROM memory)
testpoints	DS33Z41 testpoints	—		DS33Z41 serial port testpoints
AFCS (1 per port)	DS33Z41 mode pin	HW mode only	HIGH	Set high to enable auto flow control.
FULLDS (1 per port)	DS33Z41 mode pin	HW mode only	HIGH	Set high to enable full duplex.
H10S (1 per port)	DS33Z41 mode pin	HW mode only	HIGH	Set high to confg for 100Mb.
GROUND/VDD (banana plug)	Power supply ground/3.3V		_	Redundant connection to system power. Use plugs at either top or bottom of board.
VDD 3.3V (banana plug)	Power supply VDD	_	_	Redundant connection to system power. Use plugs at either top or bottom of board.

## ADDRESS MAP (ALL CARDS)

Motorola resource card address space begins at 0x81000000. All offsets given below are relative to the beginning of the daughter card address space (shown previously).

Table 3. Overview of Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION	
0X0000 to 0X0087	FPGA	Processor board identification	
0X1000 to 0X1FFF	DS33Z41	DS33Z41. Uses CS_X1.	
0X2000 to 0X2FFF	DS21458	T1E1 DS21458 resource card. Uses CS_X2.	
0X4000 to 0X4010	FPGA	FPGA on DS21458 resource card. Used to facilitate IBO mode. Default configuration of FPGA is compatible with non-IBO mode functionality. The FPGA settings will require modification for use with the DS33Z41 when device drivers are disabled.	

Registers in the DS33Z41 and DS21458 can be easily modified using the ChipView host-based user-interface software with the definition files previously mentioned.

## Quad T1E1 RESOURCE CARD FPGA REGISTER MAP

## Table 4. Quad T1E1 Processor Card FPGA Register Map

OFFSET	REGISTER NAME	TYPE	DESCRIPTION
0X4000	Rev	Read only	FPGA Rev
0X4001	delay_line1	Control	Line 1 number of frame delay
0X4002	delay_line2	Control	Line 2 number of frame delay
0X4003	delay_line3	Control	Line 3 number of frame delay
0X4004	delay_line4	Control	Line 4 number of frame delay
0X4005	MO+CLK	Control	Mode and clock ctrl
0X4006	UNUSED	Control	Unused / test
0X4007	UNUSED	Control	Unused / test

## **ID REGISTERS**

### REV: FPGA REV (Offset=0X4000)

FPGA Rev is read only, showing the current FPGA revision

## CONTROL REGISTERS

Register Name: delay\_line1, delay\_line2, delay\_line3, delay\_line4 Register Description: DS33Z41 frame delay Register Offset: 0X4001, 0X4002, 0X4003, 0X4004

Bit #	7	6	5	4	3	2	1	0
Name	—		B5	B4	B3	B2	B1	B0
Default	—	—	—		0	0	0	0

Bits 5 to 0: B5 to B0. Number of frame delay for a given line.

Register Name: MO+CLK Register Description: DS33ZXY Mode and Clock Settings Register Offset: 0X4005

Bit #	7	6	5	4	3	2	1	0
Name	LB	MC	IR	tgapclk	rgapclk	comm_tclk	common_rclk	z41_mode
Default	0		_	1	1	0	0	0

### Bit 7: LB

0 = Normal operation, traffic goes from the Z chip through the FPGA and to the DS21458.

1 = Loopback, Z chip rser is driven by Z chip tser. Clocks, and frame sync for Z41, are still driven by DS21458.

#### Bit 6: INVERT\_RCLKh

0 = Do not invert RCLK.

1 = Invert RCLK.

### Bit 5: MclkHiBpclkLow

0 = Use BPCLK for clock signals below.

1 = Use MCLK for clock signals below.

This signal drives the following clocks: TCLK (when bit for common\_tclk is set); RCLK (when bit for common\_rclk is set); TSYSCLK and RSYSCLK (when bit for Z41\_mode is set).

### Bit 4: TGAPCLK

0 = Drive internal TGAPCLKx signal with TCLKx.

1 = Drive internal TGAPCLKx signal with TGAPCLK pin.

### Bit 3: RGAPCLK

0 = Drive internal RGAPCLKx signal with RCLKx.

1 = Drive internal RGAPCLKx signal with RGAPCLK pin.

### Bit 2: Common TCLK

0 = Drive TCLKx with internal TGAPCLKx signal (see bit 4)

1 = Drive Z chip TCLKx with BPCLK

#### Bit 1: Common RCLK

0 = Drive RCLKx with internal RGAPCLKx signal (see bit 3).

1 = Drive Z chip RCLKx with BPCLK.

### Bit 0: Z41 Mode

0 = Not in Z41 mode.

1 = In Z41 mode.

## DS33Z41 INFORMATION

For more information about the DS33Z41, consult the DS33Z41 data sheet available on our website at <a href="https://www.maxim-ic.com/DS33Z41">www.maxim-ic.com/DS33Z41</a>.

## DS33Z41DK INFORMATION

For more information about the DS33Z41DK, including software downloads, consult the DS33Z41DK data sheet available on the our website at <u>www.maxim-ic.com/DS33Z41DK</u>.

## **TECHNICAL SUPPORT**

For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


## **SCHEMATICS**

The DS33Z41DK schematics are featured in the following pages. As this is a hierarchal schematic some explanation is in order. The main board is composed of six hierarchal blocks: the processor block, the DS33Z41 block, and four Ethernet blocks inside the DS33Z41 block, which is a nested hierarchy block. The DS21458 consists of a single hierarchy block, which connects to a 140-pin AV bus that snaps into the mainboard.

All signals inside a hierarchy block are local, with exception for  $V_{CC}$  and ground. In-port and out-port connectors are used to allow signals inside a hierarchy block to become accessible as pins on the hierarchy blocks symbol. From here, blocks are wired together as if they were ordinary components. The system diagram is shown again below, with schematic page numbers given for each functional block.


This system contained other hierarchy blocks that are not shown (primarily a single-port serial card, T3E3 serial card and the DS33Z44 mainboard). Due to this, page numbers will not be continuous and some gaps in numbering will be seen when referring to the total page count. However, page numbers inside any given hierarchy block will be continuous.






#### 17 of 44

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2005 Maxim Integrated Products • Printed USA CR-3 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_IS@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1); PAGE1



PRINTED Tue Apr 26 14:22:51 2005


#### CR-4 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_IS@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1); PAGE2



BLOCK NAME: \_z11top\_dn. PARENT BLOCK: \\_ztopdn\_\

JMP\_3

CR-5 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\<SCH\_1); PAGE1\_I5@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\<SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\, \\_Z11ANDLAN\_DN\<SCH\_1); PAGE1



#### CR-5 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_I5@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\, \\_Z11ANDLAN\_DN\(SCH\_1); PAGE2


	8 7	Б	5	4	З	2	1
ם		чева. Сева. Сева.	610 610 810 810 810 810 810 810 810 810 810 8	2 VDDL 8 F14 3 VDDL 8 F18 4 VDDL 8 F18 5 VDDL 8 F18 6 VDL 8 F18 7 VDL 8 F18 8 VDL 8 F18 8 VDL 8 F18 1 0 V2 8 VDL 8 F18 1 1 0 V2 1 1 0 V	SDATA (Ø) M1 R	<sup>65</sup>	٦
с	783× SD_B <u>A</u> (SD_B <u>A</u> (SD_B <u>A</u> ) <u>R8277</u> 784< SD_B <u>A</u> 1 <u>R8254</u> <b>0</b> <u>R187</u> <b>1</b> <u>R852</u> <b>2</b> <u>R8772</u> <b>3</b> <u>R8772</u> <b>3</b> <u>R8772</u> <b>4</b> <u>R8264</u> <b>4</b> <u>R8264</u> <b>5</b> <u>R8772</u> <b>4</b> <u>R8276</u> <b>5</b> <u>R8772</u> <b>4</b> <u>R8276</u> <b>5</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>6</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>8</b> <u>R8772</u> <b>7</b> <u>R8772</u> <b>8</b> <u>R87</u>	M6         SBA<(0)		1 2 2 2 2 2 2 2 2 2 2 2 2 2	SDATA<2>         N1         R           SDATA<3>         M2         R           SDATA<4>         N2         R           SDATA<5>         N4         R           SDATA<5>         N3         R           SDATA<6>         N3         R           SDATA<6>         N3         R           SDATA<8>         J3         R           SDATA<8>         M3         R           SDATA<8>         J3         R           SDATA<8>         J3         R           SDATA<10>         H3         R		c
в	10         RBP           11         RBPS           7c4         SD_DOMO         RBPS           7c4         SD_DOM1         RBPS           7c4         SD_DOM2         RBP74           7c4         SD_DOM3         RBP74           7c4         SD_DOM3         RBP74           7c4         SD_CCS         REP           7c4         SD_CCS         REP           7c5         SD_CLKI         REP           7c4         SD_CLKI         REP	G4         SDMASK<1>           M10         SDMASK<2           M9         SDMASK<20           L6         SDCSK           36         NS           SDCLKO         G13           K6         SRASK		)	SDATA(14)         K2         R           SDATA(15)         L1         R           SDATA(15)         M12         R           SDATA(15)         H11         R           SDATA(17)         H11         R           SDATA(19)         N13         R           SDATA(20)         N11         R           SDATA(22)         N12         R           SDATA(22)         N12         R           SDATA(22)         N12         R	260 14 28 15 81 15 82 15 82 17 82 17 82 17 82 18 82 19 82 19 8	E
A	TC4(SD_CAS REPORT TC4(SD_WE REPORT SD_CLKO MAY BE DELAYED BY REMOUND 0 OHM RESISTOR AND CONNECTING JUMPERS WITH 75 OHM COAX NC_PINF JUMPERS WITH 75 OHM COAX NC_PINF JUMPERS WITH 75 OHM COAX NC_PINF JD2^ <u>IN</u> YIP50 Z4.		UNMARKED RESISTORS AF	HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS HILE USELS		X 25 X 25 X 25 X 26 X	PATE:
	8 7	Б	5	4	FNGINEED	TEVE SCULLY	09/16/2004 PAGE:2/6(BLOCK) 5/71(TOTAL) 1

#### CR-7 : @\\_ZTOP\_LIB\,\\_ZTOPDN\_\(SCH\_1); PAGE1\_I5@\\_ZTOP\_LIB\,\\_Z11TOP\_DN\(SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\,\\_Z11ANDLAN\_DN\(SCH\_1); PAGE3

	В	7	Б	5	4	3	2	1
٦		5AZ <u>SD_DQ≺</u>	(310) - S	<b>* * • • • • •</b>	•••			٦
			4         0         60           5         00(2)         2         6         5         5           7         00(3)         6         5		СLК <u>68 50_СС</u> СКЕ <u>67</u>			
с			10         Doc5>           11         Doc6>           13         Doc7>           74         Doc6>           75         Doc9>           77         Doc10>		CS# 20 SD_CS 65 WE# 17 SD_WE 67 CAS# 18 SD_CAS 6 RAS# 19 SD_RAS 6 DOM:00 16 SD_DQM0	6K 686 ( 686 (		c
		0 11	79 00(11) 80 00(12) 82 00(13) 83 00(14) 85 00(15) MT48L0	UB10 24M32B2_TSOP_U	DOM(1) 71 SD_DOM1 DOM(2) 28 SD_DOM2 DOM(3) 59 SD_DOM3 BA(8) 22 SD_BA0 g BA(1) 23 SD_BA1 g	698< 698<		
в		17 18 19 20 21 21 22	34         Doc18>         MT48LC4M32E           36         Doc19>           37         Doc29>           39         Doc21>           40         Doc22>	HRONOUS DF 32 - 1 meg x 32 x 4 bai	NKS A(1) 25 1 A(2) 27 2 A(3) 50 3 A(4) 51 4 A(5) 52 5			в
		24	42 D0(23) 45 D0(24) 47 D0(25) 48 D0(25) 50 D0(27) 51 D0(28)		A(5)         53         5           A(7)         54         7           A(8)         55         8           A(9)         55         9           A(10)         24         10         SD_           A(11)         21         11         SD_	А<110> БС8 -		
A		<mark>, 29 _ 5</mark>	0 23 3 3 56 54 0 3 1 56 0 0 33 56 0 0 33 3 0 53 3 0 5 5 0 5 5					A
						ENGINEED.	3711/41/44DKØ1AØ	DATE: 09/16/2004 PAGE:3/6(BLOCK) 7/71(TOTAL)
	8	7	Б BLOCK NAME: _ziiandla	s an_dn, PARENT BLOCK;	4	З	2	1


an\_dn, PARENT BLOCK; \\_z11top\_0

#### CR-8 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_I5@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\, \\_Z11ANDLAN\_DN\(SCH\_1); PAGE4



PARENT BLOCK: \\_z11top\_dn\

CR-9 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1): PAGE1\_I5@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1): PAGE1\_I1@\\_ZTOP\_LIB\, \\_Z11ANDLAN\_DN\(SCH\_1): PAGE5




PARENT BLOCK: \\_z11top\_dn\ BLOCK NAME: \_z11andlan\_dn,


#### CR-10 : @\\_ZTOPLLIB\, \\_ZTOPDL\\_(SCH\_1); PAGE1\_IS@\\_ZTOP\_LIB\, \\_Z11TOP\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\, \\_Z11ANDLAN\_DN\(SCH\_1); PAGE5


	В	7	Б	5	4	з	2	1
٥								
с								с
в					P 685< 604< 10A4<			в
A						ENGINEED.	11/41/44DKØ1AØ	DATE: 09/15/2004 PAGE:5/5(BLOCK) 10/71(TOTAL)
Ľ	8	7	Б BLOCK NAME: _zllandlan_dn	5 . PARENT BLOCK: \_z11tc	4	З	2	1


n\_dn, PARENT BLOCK; \\_z11top\_dn\

CR-11 : ex\_ztop\_l1b%, X\_ztopdn\_Ksch\_1); page1\_15ex\_ztop\_l1b%, N\_z11top\_dnKsch\_1); page1\_11ex\_ztop\_l1b%, N\_z11and lan\_dnKsch\_1); page4\_132ex\_ztop\_l1b%, N\_m11\_wan\_dnKsch\_1); Page1











CR-13 : @\\_ztop\_1ib\, \\_ztopdn\_\(sch\_1):pagel\_15@\\_ztop\_1ib\, \\_zlltop\_dn\(sch\_1):page2\_147@\\_ztop\_1ib\, \\_motprocrescard\_dn\(sch\_1): Pagel

CR-14 : @N\_ztop\_11bN, N\_ztopdn\_N(sch\_1);page1\_15@N\_ztop\_11bN, N\_z11top\_dnN(sch\_1);page2\_147@N\_ztop\_11bN, N\_motprocrescard\_dnN(sch\_1);Page2




#### CR-15 : @\\_ztop\_|1b\,\\_ztopdn\_\(sch\_1);page1\_15@\\_ztop\_|1b\,\\_z11top\_dn\(sch\_1);page2\_147@\\_ztop\_|1b\,\\_motprocrescard\_dn\(sch\_1);Page3




BLOCK NAME: \_motprocrescard\_dn. PARENT BLOCK: \\_z11top\_dn\


#### CR-15 : @\\_ztop\_11b\,\\_ztopdn\_\(sch\_1);page1\_15@\\_ztop\_11b\,\\_z11top\_dn\(sch\_1);page2\_147@\\_ztop\_11b\,\\_motprocrescard\_dn\(sch\_1);Page4








#### CR-18 : @\\_ztop\_!ib\.\\_ztopdn\_\(sch\_1);page1\_i5@\\_ztop\_!ib\.\\_zlltop\_dn\(sch\_1);page2\_i47@\\_ztop\_!ib\.\\_motprocrescard\_dn\(sch\_1);Page5




BLOCK NAME: \_motprocrescard\_dn. PARENT BLOCK: \\_z11top\_dn\





BLOCK NAME: \_motprocrescard\_dn, PARENT BLOCK: \\_z11top\_dn\

CR-45 : @\\_ZTOP\_LIB\.\\_ZTOPDN\_\(SCH\_1); PAGE1\_II1@\\_ZTOP\_LIB\.\\_WAN4Z44\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\.\\_QUADTE1WAN\_DN\(SCH\_1); PAGE1



PRINTED Tue Apr 26 14:22:56 2005


#### CR-47 : @\\_ZTOP\_LIB\, \\_ZTOP\_DN\_\<SCH\_1):PAGE1\_III@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1):PAGE1\_II@\\_ZTOP\_LIB\, \\_OUADTE1WAN\_DN\(SCH\_1):PAGE2

	В	7	6	5	4	з	2	1	
	PORT1	<u>_rring = pin</u> L	1	•	PORT2	_RRING = PIN	-16		
						U20	58 11		
		DS21458	TRINGA R4 TRING1 TRINGB T4 TTIPA R3 TTIP1 45			2 <u>616</u> RTIP			
с	5387<> <sub>€UT]</sub> RCLK.	<u>KB</u> RCLK R1_RCLK0 P2_RLINK	ТТІРВ <u>ТЗ</u> тсік <u>LS TCLK1</u> тсіко T2 тсікі <u>L5</u> тілик <u>K7</u>	<u>(IN</u> 5382«>	5э87<> , <sub>€UT</sub> RCLK2	<u>F 10</u> RCLK C14 _ RCLK0 C15 _ RLINK		2- <u>(IN</u> 53A2()	С
		JERNEGO	TNEGO TI TNEGI MS TPOSO R2 TPOSI L4			H11 _ RNEGO	TNEGO B15 TNEGI TPOSOA16 TPOSI		
в	53C2< 53A7() <sub>ФШ</sub> _ <u>RSER</u> 53B7() <u>[IN</u> <u>RG</u> F	K2 _ rsig K3 _ rchblk	TSER M5 TSER1 TSIG L7 TCHBLK N2 TCHCLK J7 TGAPCLK1	<u>(IN</u> 5382<>	5322( 5387() <u>(UT</u> <u>RSER</u> 5387() <u>(IN</u> <u>RGAP</u>	G15 RSIG G10 RCHBLK CLKB11 RCHCLK	TSIG E11 TCHBLK E13 TCHCLK D15 TGAPCLK	(IN 53820) 2(IO) 53820	
B		M2_ RLCLK 1 K6 RSYNC M3_ RMSYNC	TLCLK P1 TSYNC N3 TSYNC1 sar TSSYNC M4 TSSYNC1 TSYSCLK H7 TSYSCLK BPCLK J5 BPCLK1 sa	94<> 5305<> 1 5307<	530547 <u>RSYN(</u> 53074 <u>RSYN(</u>	G13 _ RMSYNC CLK2H15 _ RSYSCLK F14 _ RSIGF	TLCLK C15 TSYNC B15 TSYNC2 52 TSSYNC D14 TSSYNC TSYSCLK J10 TSYSCL BPCLK H13	2 5304<>	В
H	51 AG (RLOS)	K4_RFSYNC K5_RLOS/LOTC			51 AG (7) RLOS2	G14 _ RFSYNC 2 E15 RLOS/LOTC			
A									A
						TITLE: DS	33Z11/41/44DKØ1AØ STEVE SCULLY	DATE: 09/16/20 PAGE:2/10(BLOC)	скр
	8	7	6	5	4	з	STEVE SCULLY	47/71(TOTAL 1	<u>.</u>
L	<u> </u>	•	BLOCK NAME: _quadte1w				<i>L</i>	1 <sup>±</sup>	


#### CR-48 : @\\_ZTOP\_LIB\, \\_ZTOPDL\\_(SCH\_1); PAGE1\_III@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\, \\_QUADTE1WAN\_DN\(SCH\_1); PAGE3

	в	7	Б	5	4	з	2	1	
٦		<u>T3_RRING = PI</u>	<u>N</u> A6		Po	<u>0RT4_RRING = P1</u> U20	_		
с	5968( <u>RR</u> ] 5968( RT] 5987() क् <u>या</u> _ RC	ING3 A5 RRING PO	458_U DRT TRINGA D1 TR TRINGB D2 TTIPA C1 TT TIPB C2 TCLK F6 TC TCLK0 B2 TCLK1 F7 TLINK G7 TNEG0 A1 TNEGI E5		5045<	DS21	.458_U ORT TRINGA N15 1 TRINGB N16 TTIPA P15 1 TTIPB P16 TCLK L9 TCLK0 R16 TCLK1 L11 TLINK L12	IRING4 5085( ITIP4 50C5( TCLK4_IN 5392()	С
в	5302? 5387?) <u>OUT RS</u> 5387?) <u>[N RS</u> 5384() <u>RS</u> ) 5387? <u>RS</u> )	B7 _ RSIG C7 _ RCHBLK <u>GAPCLK307</u> RCHCLK B6 _ RLCLK <u>(NC3 B5</u> RSYNC E6 _ RMSYNC <u>(SCLK3 B8</u> RSYSCLK	TPOSO B1 TPOSI D5 TSER G5 TS TSIG F5 TCHBLK C5 TCHCLK B4 TGAF TLCLK C4 TSYNC B3 TSYN TSSYNC A3 TSS TSYSCLK D8 TSY	<u>SER3 (IN</u> 53820) <u>2CLK310</u> 59820) <u>83</u> 53040 <u>3</u> YNC3 53040, <u>2S</u> CLK353070	5304<>	R10_RSIG R11_RCHBLK RGAPCLK4 M9_RCHCLK R12_RLCLK RSYNC4_N12_RSYNC M10_RMSYNC RSYSCLK4R9_RSYSCLK	TSIG KIL TCHBLK RI3 TCHCLK PI3 TG TLCLK TI4 TSYNC RI4 TSY TSSYNC M11 T TSYSCLK L8 T	<u>TSER4</u> (IN 5382() <u>APCLK4</u> (IO) 5382() <u>YNC4</u> 5304() <u>SSY</u> NC4 5304() <u>SYSCLK4</u> 5307(	В
A	51ABOO RLO	E7 _ RSIGF C5 _ RFSYNC D53 D5 RLOS/LOTC	BPCLK _E8		5186()	FNGINEER	врсік N9	DATE: 29/15/20 PAGE:3/10(BLOC)	
	8	7	6	5	4	3	TEVE SCULLY	48/71(TOTAL	

CR-49 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_III@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\, \\_QUADTE1WAN\_DN\(SCH\_1); PAGE4




#### CR-50 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_III@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\, \\_OUADTE1WAN\_DN\(SCH\_1); PAGE5




#### CR-51 : @\\_ZTOPLLIB\, \\_ZTOPDN\_\(SCH\_1): PAGE1\_III@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1): PAGE1\_II@\\_ZTOP\_LIB\, \\_QUADTE1WAN\_DN\(SCH\_1): PAGE5

	8	7	Б	5	4	З	2	1
	ALL UNMAF	RKED BIAS RESISTORS AR 4507( <u>LIUC</u>	2, 0K					
с			20 1 88202 2.0K 22 1 88192 2.0K 2.0K 2.0K 1 88228 1 8828 2.0K MOT					c
в		45824 <u>MUX</u>	1 RB302 NOTMUX					В
A			DS32 2232 2 1 RLOS2 4 DS33 2252 2 1 RLOS3 4 DS34	17R6> 17R4> 18R8>			Z11/41/44DKØ1AØ TEVE SCULLY	DATE: 09/16/2004 PAGE:5/10(BLOCK) 51/71(TOTAL)
	8	7	6	5 Jan_dn. PARENT BLOCK	4	3	2	51/71(TOTAL) 1

CR-52 : @\\_ZTOP\_LIB\. \\_ZTOPDN\_\(SCH\_1); PAGE1\_I11@\\_ZTOP\_LIB\. \\_WAN4Z44\_DN\(SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\. \\_QUADTE1WAN\_DN\(SCH\_1); PAGE7



#### CR-53 : @\\_ZTOP\_LIB\.\\_ZTOPDN\_\(SCH\_1); PAGE1\_I11@\\_ZTOP\_LIB\.\\_WAN4Z44\_DN\(SCH\_1); PAGE1\_I1@\\_ZTOP\_LIB\.\\_QUADTE1WAN\_DN\(SCH\_1); PAGE8



PARENT BLOCK: \\_wan4z44\_dn\ BLOCK NAME: \_quadte1wan\_dn,

#### CR-54 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1); PAGE1\_III@\\_ZTOP\_LIB\, \\_WAM4Z44\_DN\(SCH\_1); PAGE1\_II@\\_ZTOP\_LIB\, \\_QUADTEIWAN\_DN\(SCH\_1); PAGE9

	8	7	Б	5	4	З	2	1
٦			ኤ ለ	τ Σ Ω Θ Β Σ Ξ Σ Σ τ Θ Θ Θ Β Σ Θ Σ Σ Σ	2 Ξ Δ Ζ Η Ο Γ Α Α Α Π Ο Γ Ο Γ Ο Γ Α Α			
			CCK1 CCK1 TOL_5	S-UREF 103_S 103_S 103_S 106_S 106_S 106_S 106_S 100_S				
с	55A7 55A5 46C2<	ADDR < 9, . 0 > 55050 CS 55050 Z41TSYNC 25 55050 Z41TSYNC 25 46870 55830 WR 46870 55820 RD	NB         GCKØ           N9         IO1_4           R9         IO2_4           P9         IO3_4\UREF           X4         K5           IO4_4         IO5_4           M11         IO5_4           M2         IO7_4           N11         IO8_4	BANK 5	IC	01_5\TRDY _J2 I02_5 H1 7 I03_5 J1 4581() 5594 5592 I03_5 L1 4681() 5 04_5\VREF J3 5 I05_5 L1 4 I05_6 L2 3 I07_5 K4 2 I08_6 L3 1 I09_6 L4 2 I20_5\VREF _N1	)AT<70>	c
B 55	SCECO     Z44_TDEN       SCECO     Z44_RDEN       SCECO     Z44_RDEN       SCECO     Z44_RDEN       SCECO     Z44_RDEN       SSDECO     Z44_RDEN       SCECO     Z44_RDEN	ac     bit display       (1)     ac       (2)     ac	R13         I01.4         D           P13         I01.4         Z           P13         I01.4         X           T9         I01.2.4         L           M10         I013.4         X           P10         I014.4         X           P10         I015.4         X           P11         I015.4         X           P11         I017.4         X           T13         I018.4         X           N12         I019.4         X           N12         I019.4         X           N12         I019.4         X	XC2S50_1	BGA ¥ Ž	IO11_6         TI1         YTP29         OBS_F           IO12_6         R1         YTP17         Z4           IO13_6         I7         YTP17         Z4           IO13_6         I7         YTP17         Z4           IO13_6         I7         YTP17         OBS_F           IO14_6         IS         YTP15         OBS_F           IO15_6         I8         YTP16         OBS_F           IO16_6         I8         YTP28         OBS_F           IO17_6         K1         "         I           IO18_6         P5         YTP26         OBS_F           IO19_6         M2         YTP14         Z4           IO28_6         P1         YTP24         OBS_F           IO21_6         M1         "YTP14         Z4	4_TSER(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(3) CC(K)(4) CC(K)	5501() 5584() 5564() 5561() 5584() 5584() 5581()
A 5556() 5446 5556() 5445 5557() 5445	<pre>&gt;</pre>	(2) ac (1) (2) 2 3	T14 1022_4 - 1022_4 - 1024_4 - 1	5446 (3)25/h1_T1E/N_RT1201 105_7 5446 (3)25/h1_T1E/N_RT1201 105_7 5446 (3)25/h1_T1E/N_RT1301 105_7 5446 (3)25/h1_T1E/N_RT1301 105_7 5446 (3)25/h1_T1E/N_RT1472 107_7 63 1012_7 63 1012_7 61 1012_7/RDV 90 61 10000000000000000000000000000000000	1014-7 1015-7 1015-7 1016-7 1018-7 1018-7 1028-7 1028-7 1022-7 1022-7	ENGINEER:	<u>TÔ¢∰(33)</u> 30 744 TDFN<4> 30 7211/41/44DKØ1AØ	5581() PATE: 09/16/2004
P			D ARE DISABLED USING JUMP	ERS ON T3 BRD	1		TEVE SCULLY	PAGE:9/10(BLOCK) 54/71(TOTAL)
	8	7	Б BLOCK NAME: _quadte1w		4 : \_wan4z44_dn\	3	2	1

#### CR-55 : @\\_ZTOP\_LIB\, \\_ZTOPDN\_\(SCH\_1):PAGE1\_I11@\\_ZTOP\_LIB\, \\_WAN4Z44\_DN\(SCH\_1):PAGE1\_I1@\\_ZTOP\_LIB\, \\_QUADTE1WAN\_DN\(SCH\_1):PAGE10

